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The structure and composition of multilayered SiNx structures prepared by 
low pressure chemical vapour deposition were studied by cross-sectional 
transmission electron microscopy and spectroscopic ellipsometry. Using 
appropriate deposition parameters and post deposition annealing, well 
separated Si nanocrystals were obtained with avarage grain size of 8-10 nm.  
 
1. Introduction 
Dielectric layers with embedded semiconductor nanocrystals have been widely 
studied recently, in order to overcome difficulties of non-volatile memory devices 
connected with technology scale-down, and to develop Si-based light emitting diodes 
(LED’s). One of the methods used for creating Si nanocrystals in SiOx, is the high 
temperature annealing of these films containing excess Si. It has been reported recently that 
this method is suitable for Si-rich SiNx layers prepared by plasma-enhanced chemical 
vapour deposition (PECVD) as well [1]. However, in our recent experiment with annealed 
single Si-rich SiNx layers with 7-10% excess Si grown by low pressure chemical vapour 
deposition (LPCVD), no nanocrystals were obtained after annealing in forming gas in the 
temperature range of 900-1100 °C [2,3]. On the other hand, Si nanocrystal formation was 
obtained recently even in as-grown PECVD Si-rich SiNx layers without post deposition 
annealing [4,5]. In this work we report a third method for Si nanocrystal formation in SiNx 
layers using a thin nanoscrystalline Si layer sandwiched between two Si-rich SiNx layers. 
 
2. Experimental 
Two different multilayered structures were studied. The layers were deposited on 
monocrystalline Si substrates by LPCVD at 830 °C and 30 mPa using SiH2Cl2 and NH3 in 
three steps. The first bottom layer was deposited with flow rates of SiH2Cl2 and NH3 of 100 
and 25 sccm, respectively. The flow rates for the middle layers different in the two 
structures, were 100 and 0 sccm (Wafer SZ1) or 150 and 10 sccm (Wafer SZ3), 
respectively. The third top layer was grown with the same parameters as the bottom layer. 
The deposition time was 5 min for each layer. So, a sandwiched structure was expected 
with a thin middle fine-grained polycrystalline Si layer, embedded between Si-rich SiNx 
layers. After the deposition, the wafers were cut to pieces of about 1 cm2. A few of them 
were annealed in forming gas (95% N2 and 5% H2) at 1000 °C for 1 hour. 
The structures were studied by cross-sectional transmission electron microscopy 
(XTEM) and spectroscopic ellipsometry. 
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Fig. 1. Cross sectional transmission electron microscope image of Wafer SZ1 with 
nanocrystalline Si layer sandwiched between two amorphous SiNx layers 
 
 
3. Results and discussion 
 XTEM pictures showed a nanocrystalline Si middle layer in Wafer SZ1 with grain 
sizes of a few nm, as presented in Fig. 1. After annealing the grains became larger and well 
separated with amorphous phase. The avarage size of nanocrystals was about 8-10 nm. 
However, no crystallites were found in the middle layer of Wafer SZ3, even after 
annealing. The change of the SiH2Cl2 flow rate from 100 sccm to 150 sccm yielded such a 
significant difference. The exact mechanism of this effect isn’t understood yet. 
The results of spectroscopic ellipsometry presented in Table 1 for Wafer SZ1 [6], 
are in good agreement with the XTEM results. In the evaluation of the obtained spectra, the 
non-stoichiometric top and bottom SiNx layers were modelled by a mixture of Si3N4 and 
amorphous Si. For the middle layers, crystalline Si, nanocrystalline Si and amorphous Si 
components were used. However, it was obtained that a good fit of theoretical spectra to the 
experimental ones required an additional SiO2 layer at the top of the structure [6], as 
presented in Table 1. 
 The thickness of the as-grown layers is about 18 nm in good agreement with the 
XTEM results. It yields a growth rate of 3.6 nm/min for the SiH2Cl2 flow rate of 100 sccm. 
Due to these results, the middle layer consists of 86% nanocrystalline Si, 4% amorphous Si 
and 10 % crystalline Si with larger grain sizes. The bottom layer contains about 17% excess 
Si in Si3N4 layer. However, the top layer deposited at the same conditions, contains about 
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6.5% excess Si only. This indicates a diffusion of Si from the top layer into the middle 
layer during the deposition of the top layer. 
 After annealing the Si content of the top layer decreased further to 4.5%. This 
confirms the diffusion of Si atoms from the top to the middle layer. However, the thickness 
of the top SiNx layer also decreased with 4 nm, while the thickness of the top SiO2 layer 
increased with 6 nm. This indicates the oxidation of a part of the top SiNx layer. During 
annealing a part of excess Si might also oxidize. But, this oxidation isn’t clear either, since 
forming gas is a reducing atmosphere. 
There was also a significant change in the composition of the middle layer after 
annealing. The decreeased nanocrystalline Si to crystalline Si ratio means that the amount 
of the crystalline phase increased, which is consistent with an increase of the long-range 
order and an increase of the grain size [6], in agreement with XTEM results. 
 
 
Table 1. The thickness and composition of layers on Wafer SZ1 
obtained by spectroscopic ellipsometry 
 
Wafer SZ1  
as-deposited annealed 
Top SiO2 layer 
thickness (nm) 1.015±0.14 7.29±0.14 
Top SiNx layer 
thickness (nm) 18.2±0.08 13.94±0.09 
Top SiNx layer 
composition (a-Si %) 6.48±0.15 4.54±0.20 
Middle nc-Si layer 
thickness (nm) 17.2±0.19 17.62±0.14 
Middle nc-Si layer 
composition (nc-Si + 
a-Si %) 
85.99±2.06 + 
4.09±0.52 
77.74±1.56 + 
2.22±0.4 
Bottom SiNx layer 
thickness (nm) 18.6±0.41 18.84±0.31 
Bottom SiNx layer 
composition (a-Si %) 17.28±3.11 16.96±2.35 
 
 
4. Conclusions 
 The structure and composition of multilayered SiNx structures prepared by low 
pressure chemical deposition from SiH2Cl2 and NH3, were studied by cross-sectional 
transmission electron microscopy and spectroscopic ellipsometry. Nanocrystalline Si layer 
with a thickness of 18 nm embedded between two Si-rich SiNx layers was obtained by 
appropriate deposition parameters. After annealing performed in forming gas at 1000 oC for 
1 hour, the grains became larger and well separated with an avarage size of 8-10 nm. The 
annealing affected the composition and thickness of the top SiNx layer as well. 
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